Pablo Trujillo
Published © CC BY

Designing a Custom AXI IP on Vitis

In this project I will show you how to create a custom AXI IP on Vitis, and the driver to manage it from Bare-Metal and Petalinux.

BeginnerProtip2 hours253
Designing a Custom AXI IP on Vitis

Things used in this project

Hardware components

Genesys ZU-3EG: Zynq Ultrascale+ MPSoC Development Board
Digilent Genesys ZU-3EG: Zynq Ultrascale+ MPSoC Development Board
×1

Software apps and online services

Vivado Design Suite
Xilinx Vivado Design Suite
Xilinx Software Development Kit
Xilinx Software Development Kit

Story

Read more

Code

Project repository

Project 00_custom_ip_acc

Credits

Pablo Trujillo

Pablo Trujillo

5 projects • 9 followers
FPGA designer for power electronics equipment. DSP and Power Electronics Control design specialist.

Comments

Add projectSign up / Login